


8-BIT ADDRESSABLE LATCH

The SN54/74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- Serial-to-Parallel Conversion
- Eight Bits of Storage With Output of Each Bit Available
- Random (Addressable) Data Entry
- Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear

CONNECTION DIAGRAM DIP (TOP VIEW)



PIN NAMES LOADING (Note a)


		HIGH	LOW
A ₀ , A ₁ , A ₂	Address Inputs	0.5 U.L.	0.25 U.L.
<u>D</u>	Data Input	0.5 U.L.	0.25 U.L.
<u>E</u>	Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
С	Clear (Active LOW) input	0.5 U.L.	0.25 U.L.
Q_0 to Q_7	Parallel Latch Outputs (Note b)	10 U.L.	5 (2.5) U.L.

NOTES:

- a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS259

8-BIT ADDRESSABLE LATCH LOW POWER SCHOTTKY




GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SN54/74LS259

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The SN54/74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the

addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the SN54/74LS259 as an addressable latch, changing more then one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The truth table below summarizes the operations.

MODE SELECTION

TRUTH TABLE PRESENT OUTPUT STATES

Е	C	MODE
L	Н	Addressable Latch
Н	Н	Memory
L	L	Active HIGH Eight-Channel Demultiplexer
Н	L	Clear

С	Ε	D	A ₀	Α1	A ₂	Q ₀	Q_1	Q_2	Q_3	Q_4	Q_5	Q_6	Q ₇	MODE
L	Н	Х	Χ	Χ	Χ	L	L	L	L	L	L	L	Г	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	Demultiplex
L	L	Η	L	L	L	Н	L	L	L	L	L	L	L	
L	L	L	Н	L	L	L	L	L	L	L	L	L	L	
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	
•	•	•		•		l			•					
•	•	•		•		1			•					
•	•	•		•					•					
•	•	•		•		1			•					
•	•	•		•		1			•					
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н	
Н	Н	Χ	Χ	Х	Х	Q _{N-1}							\	Memory
Н	Π	Τ	L	L	L	L	Q _{N-1}	Q _{N-1}	Q _{N-1} -				 	Addressable
Н	L	Н	L	L	L	Н	Q_{N-1}							Latch
Н	L	L	Н	L	L	Q _{N-1}	L							
Н	L	Н	Н	L	L	Q _{N-1}	Н							
•	•	•		•					•					
•	•	•		•					•					
•	•	•		•		1			•					
•	•	•		•					•					
•	•	•		•					•					
Н	L	L	Н	Н	Н	Q _{N-1}						Q_{N-1}	L	
Н	L	Н	Н	Н	Н	Q _{N-1}					>	Q_{N-1}	Н	

X = Don't Care ConditionL = LOW Voltage LevelH = HIGH Voltage Level

Q_{N-1} = Previous Output State

SN54/74LS259

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	Limits								
Symbol	Parameter	Min	Тур	Max	Unit	Tes	et Conditions		
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs			
\/	Input LOW Voltage	54			0.7	V	Guaranteed Input	LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	l v	All Inputs	-	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
Vari	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH}		
VOH		74	2.7	3.5		V	or V _{IL} per Truth Ta	able	
Voi	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}	
VOL		74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table	
1	Innut HCH Current				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
liн П	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
IIL	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$			
los	Short Circuit Current (Note	-20		-100	mA	V _{CC} = MAX			
Icc	Power Supply Current			36	mA	V _{CC} = MAX			

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$)


		Limits				
Symbol	Parameter	Min	Min Typ Max		Unit	Test Conditions
tPLH tPHL	Turn-Off Delay, Enable to Output Turn-On Delay, Enable to Output		22 15	35 24	ns ns	
tPLH tPHL	Turn-Off Delay, Data to Output Turn-On Delay, Data to Output		20 13	32 21	ns ns	C _L = 15 pF
t _{PLH}	Turn-Off Delay, Address to Output Turn-On Delay, Address to Output		24 18	38 29	ns ns	
t _{PHL}	Turn-On Delay, Clear to Output		17	27	ns	

AC SET-UP REQUIREMENTS (TA = 25°C, V_{CC} = 5.0 V)

Symbol	Parameter	Min	Тур	Max	Unit
t _S	Input Setup Time	20			ns
t _W	Pulse Width, Clear or Enable	15			ns
th	Hold Time, Data	5.0			ns
th	Hold Time, Address	20	·	·	ns

SN54/74LS259

AC WAVEFORMS



OTHER CONDITIONS: C = H, A = STABLE

Figure 1. Turn-on and Turn-off Delays, Enable To Output and Enable Pulse Width






Figure 2. Turn-on and Turn-off Delays, Data to Output



OTHER CONDITIONS: $\overline{E} = L$, $\overline{C} = L$, D = H

Figure 3. Turn-on and Turn-off Delays, Address to Output



OTHER CONDITIONS: $\overline{C} = H$, A = STABLE

Figure 4. Setup and Hold Time, Data to Enable





Figure 5. Turn-on Delay, Clear to Output



OTHER CONDITIONS: $\overline{C} = H$

Figure 6. Setup Time, Address to Enable (See Notes 1 and 2)

NOTES:

- 1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.